# SIMULATION ASSESSMENT OF PWM STRATEGIES FOR THREE PHASE TRINARY SOURCE NINE LEVEL INVERTER WITH RECTIFIED SINE CARRIERS

Sengolrajan.T, Balamurugan.C.R

Associate Professor & Head, Department of EIE, Arunai Engineering College, Tiruvannamalai, Tamilnadu, India Mobile:+91-9629172711,Email:sengolmaha@gmail.com

Professor, Department of EEE, Karpagam College of Engineering, Coimbatore, Tamilnadu, India Mobile: +91-9894522351, Email: crbalain2010@gmail.com

#### Shanthi.B

Professor, CISL, Annamalai University, Annamalainagar, Tamilnadu, India Mobile: +91-948678786611, Email:au\_shan@yahoo.com

Abstract: This paper presents the performance assessment of various bipolar rectified sine Multi-Carrier Pulse Width Modulation(MCPWM) strategies with Trapezoidal reference for three phase Nine level cascaded Trinary Source multilevel inverter(TSMLI). TSMLI have been developed using MATLAB-SIMULINK and tested for different modulation indices 0.8-1. The most popular cascaded multilevel inverter exhibits several other attractive features such as simple circuit layout, less component counts and modular structure which prevents unbalance in capacitor voltage. Two unequal DC sources in the ratio 1:3 with twenty four switches are used in the chosen three phase trinary source multilevel inverter which produces nine voltage levels at the output whereas the conventional symmetric three phase nine level inverter uses 48 switches. Performance factors such as %THD, V<sub>RMS</sub> where measured and harmonic spectra %DF of output voltage are calculated for above different modulation indices. The results are compared for various PWM strategies which reveals that PDPWM strategies provides low THD and less DF whereas COPWM strategy is found to perform better since it provides relatively higher fundamental VRMS output voltage.

**Key words:** Rectified Sine, Total Harmonic Distortion (THD), Multicarrier Pulse width modulation (MCPWM), Bipolar, minimum switches

#### 1. Introduction

Multilevel inverters have been extensively used in high power applications because they can realize high voltage and high power output through the use of semiconductor switches without use of transformer and without dynamic voltage balance circuits. In conventional multilevel inverters, the DC voltages of each cell are equal. However it is possible to have unequal DC voltages, which increase the number of voltage levels without increasing the number of switches and such configuration is called as asymmetrical multilevel inverter. The trinary nine level inverter chosen with this work has 1:3 DC source voltage ratio. The trinary multilevel inverter generates nine level output voltage without any supplemental complexity to the existing topology with asymmetrically distributed DC source voltages. Amir Farakhor et al [1] portrayed symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components. Ataollah et al [2] developed symmetric and asymmetric design and implementation of new cascaded multilevel inverter. Balamurugan et al proposed advanced references and carriers based PWM in a symmetrical multilevel inverter and explained control techniques for various bipolar PWM strategies of three phase five level cascaded inverter in [3,4]. Ebrahim et al [5] designed a new cascaded multilevel inverter using sub-multilevel cells. Espinosa et al [6] depicted a new modulation method for a 13level asymmetric inverter toward minimum THD. Euzeli et al [7] discussed about nested multilevel topologies. Ilhami Colak et al [8] proposed a review of multilevel voltage source inverter topologies and

control schemes. Jin-sung choi and Feel-Soon Kang [9] presented seven-level PWM inverter employing series connected capacitors paralleled to a single DC voltage source. Krishna Kumar Gupta and Shailendra Jain introduced a novel multilevel inverter based on switched D.C sources, various topologies for multilevel inverters to attain maximum number of levels from given D.C sources and also made a comprehensive review of a recently proposed multilevel inverter in [10, 11 & 12]. Mohammad et al presented a generalized cascaded multilevel inverter topology using series connection of sub multilevel inverters and a cross-switched multilevel inverter in [13,14]. Banaei et al discussed reconfiguration of semi-cascaded multilevel inverter to improve systems performance parameters in [15]. Prathiba and Renuga described about the performance analysis of symmetrical and asymmetrical cascaded H-bridge inverters in [16]. Rajasekar et al [17] developed hybrid multi-carrier modulation to reduce leakage current in a transformer less cascaded multilevel inverter for photovoltaic systems. Rosli Omar et al [18] presented a survey of multilevel inverter based on cascaded H-bridge topology and control schemes. Sureshpandiarajan et al [19] discussed about the assessment of fixed and variable amplitude bipolar carriers for a single phase ternary multilevel inverters. This paper aims at comprehensively analysing the proposed topology three phase nine level cascaded Trinary DC source multilevel H-bridge inverter using various bipolar Trapezoidal PWM Strategies with Rectified sine Carrier. In this paper, the aforesaid topology was developed using MATLAB-SIMULINK.

# 2. Three Phase Nine Level Cascaded Trinary DC Source Multilevel Inverter

The fundamental H-Bridge cascaded topology increases the number of components required, which in turn makes the design complexity and increases the cost. It is also to be establishing that the maximum output voltage cannot go beyond the sum of voltage of individual sources which becomes the most important setback of this topology. Because of the foresaid reason in an application which requires high output voltage from low voltage level, it needs H-bridge module in addition or step-up transformers. To accomplish this problem a new topology proposed is shown in Fig.1 to reduce component count.




Fig.1. Three phase trinary source nine level inverter

Fig.1 shows the topology of the proposed three phase nine level cascaded Trinary source multilevel inverter(TSMLI). The chosen trinary nine level inverter consist of two H-bridges that are connected in series to achieve the desired number of output voltage levels. Each H-bridge has its own DC source (V<sub>DC</sub> and  $3V_{DC}$ ) and consists of four power devices designated as  $S_{11}$ ,  $S_{12}$ ,  $S_{13}$  and  $S_{14}$  for the upper H-bridge HB<sub>1</sub> and as  $S_{21}$ ,  $S_{22}$ ,  $S_{23}$  and  $S_{24}$  for the lower H-bridge HB<sub>2</sub> (Fig.1). The upper H-bridge generates a fundamental output voltage with three levels, and then the lower Hbridge adds or subtracts one level from the fundamental wave to synthesize stepped waves. The final output voltage levels are the sum of terminal voltage of each H-bridge. Table.1 lists the output voltage for one phase with the corresponding

#### switching states.

It views like a conventional cascaded H-bridge multilevel inverter apart from input DC sources. The topology comprises of floating input DC sources connected through power switches. The structure requires lesser active switches as compared with conventional cascaded H-bridge topology with much reduced switching losses. By using  $V_{DC}$  and  $3V_{DC}$ , it can synthesize nine output levels;  $-4V_{DC}$ ,  $-3V_{DC}$ ,  $-2V_{DC}$ ,  $-V_{DC}$ , 0,  $V_{DC}$ ,  $2V_{DC}$ ,  $3V_{DC}$  and  $4V_{DC}$ . The lower inverter generates an elementary output voltage with three levels and then the upper inverter adds or subtracts one level from the fundamental wave to synthesize stepped waves. At this point, the final output voltage level becomes the sum of each terminal voltage of H-bridge [1] and it is given as

$$V_{out} = V_{HB1} + V_{HB2} \tag{1}$$

In the proposed circuit design, suppose the *n* number of H-bridge component has self-governing DC sources in

sequence of the power of 3, a predictable output voltage level is given as

$$V_n = 3^n, n = 1, 2, 3, \dots \dots \dots$$
 (2)

Where; n is number of H bridge Switching functions of the upper H-bridge inverter (HB<sub>1</sub>) and the lower H-bridge inverter (HB<sub>2</sub>) are expressed respectively. Waveforms of output voltage are denoted as ( $V_{out}$ ), upper terminal voltage is ( $V_{HB1}$ ) and the lower voltage is ( $V_{HB2}$ ) inverter in sequence. The output voltage has nine levels include zero level. Though it is close to a sinusoidal wave, it has lower order harmonics. So it needs more H-bridge modules or output filter to obtain high quality output voltages. Advantage of the proposed multilevel inverter scheme is the elimination of transformer in the main power stage. However, each cell of the proposed multilevel inverter requires its own isolated power supply. The provision of these isolated supplies is the main limitation in the power electronic circuit design. So the proposed multilevel inverter is suitable for photovoltaic power generating systems equipped with distributed power sources.

Table	1
-------	---

Switching states and output voltage levels of one phase of trinary source nine level inverter

S <sub>11</sub>	S <sub>12</sub>	S <sub>13</sub>	S <sub>14</sub>	S <sub>21</sub>	$S_{22}$	S <sub>23</sub>	S <sub>24</sub>	$V_{out}$ (1 $\Phi$ )
1	0	0	1	1	0	0	1	$+4V_{DC}$
0	1	0	1	1	0	0	1	$+3V_{DC}$
0	1	1	0	1	0	0	1	$+2V_{DC}$
1	0	0	1	0	1	0	1	$+V_{DC}$
0	1	0	1	0	1	0	1	0
0	1	1	0	0	1	0	1	-V <sub>DC</sub>
1	0	0	1	0	1	1	0	-2V <sub>DC</sub>
0	1	0	1	0	1	1	0	-3V <sub>DC</sub>
0	1	1	0	0	1	1	0	$-4V_{DC}$

### 3. Multicarrier Trapezoidal Pulse Width Modulation Strategies

The most popular method of controlling the output voltage is by incorporating PWM control within the inverters. In this paper four different modulation strategies are introduced in order to increase the output

voltage and also to reduce the THD in which the fixed DC is converted into continuous AC signal efficiently

by controlling the ON and OFF time of PWM signal. It is generally recognized that, increasing the switching frequency of the PWM pattern results in reducing lower frequency harmonics. This paper includes reference waveform as trapezoidal and m-1 rectified sine carriers. To synthesize multilevel output AC voltage using different levels of DC inputs, semiconductor devices must be switched ON and OFF in such a way that desired fundamental is obtained with minimum harmonic distortion. There are different types of approaches for the selection of switching techniques for the TSMLI. Among all the PWM methods for cascaded TSMLI, carrier based PWM

methods and space vector methods are often used but when the number of output levels is more than five, the space vector method will be very complicated with the increase of switching states. So the carrier based PWM method is preferred under this condition in TSMLI. This paper focuses on carrier based PWM strategies which have been extended for use in TSMLI by using multiple carriers. MCPWM strategies have more than one carrier that can be triangular waves or sawtooth waves and so on. The carrier waves can be either bipolar or unipolar. In this paper, a comprehensive analysis of the aforementioned topology is carried out using bipolar MCPWM strategies. The modulating/reference wave of multicarrier based PWM strategy is trapezoidal in this paper but it can be sinusoidal also. In this paper, various multicarrier PWM strategies like Phase Disposition (PD), Phase Opposition Disposition (POD), Alternative Phase Opposition Disposition (APOD) and Carrier Overlapping (CO) are proposed for three phase nine level cascaded TSMLI.

Several CFDs exist in MCPWM strategies for MLIs. These strategies have more than one carrier option that can be triangular, saw tooth, a new function etc. As far as the particular carrier signals are concerned, there are multiple CFDs including function, frequency, amplitude, phase of each carrier and offset between carriers. CFDs exist for references also. This paper presents rectified sine carrier based bipolar PWM strategies with trapezoidal references.

To generate m levels, (m-1) carriers are needed in multi-carrier bipolar PWM strategies. They have the same peak to peak amplitude  $A_c$  and the frequency  $f_c$ . The reference wave has a frequency  $f_m$  and an amplitude  $A_m$ . At each instant the result of the comparison is decoded in order to generate the correct switching function corresponding to a given output voltage level. This paper employs PDPWM, PODPWM, APODPWM and COPWM strategies to get nine level output voltage from chosenTSMLI.

Fig.(2-5) shows the bipolar fixed amplitude multiple carrier pattern for rectified sine carrier. In this paper, rectified sine carrier can be generated by using (i) sinusoidal voltage source and rectifier blocks in simpower system module of SIMULINK or (ii) sine wave generator block and s-function based rectifier block and latter technique is employed in this work. For an *m*-level inverter using bipolar multicarrier strategy, (m-1) carriers with same frequency  $f_c$  and same peak-to-peak amplitude  $A_c$  are used. The reference waveform has amplitude  $A_m$  and frequency  $f_m$  are placed at zero reference. The reference wave is continuously compared with each of the carrier signals. If the reference wave is more than a carrier signal, then the active devices corresponding to that carrier are switched ON. Otherwise, the device switched OFF. In this paper, the frequency ratio  $m_f = 40$  and modulation index  $m_a$  is varied from 0.8 to 1.

$$m_f = \frac{f_c}{f_m}$$
(3)  
 $m_a = 2A_m / (m-1)Ac$ (4) except for COPWM

### 3.1. Phase Disposition (PD) PWM Strategy

The principle of the PDPWM strategy is to use several carriers with single reference wave. The carriers of same frequency and same peak-to-peak amplitude are disposed so that the bands they occupy are contiguous. The modulating wave of the fundamental frequency is placed at zero reference. The carrier set is placed above and below the zero reference. If the reference is greater than a carrier signal, then the active devices corresponding to that carrier are switched on, otherwise the devices switch off.

The carrier arrangement for Phase Disposition PWM strategy having trapezoidal reference with rectified sine carrier is shown in Fig.2. for  $m_a$ =0.9 and  $m_f$ =40.




Fig.2. Carrier arrangement for PDPWM Strategy

## 3.2. Phase Opposition Disposition (POD) PWM Strategy

In PODPWM strategy, the carrier waveforms above the zero reference value are in phase and the carrier

waveforms below zero are in phase but are  $180^{\circ}$  phase shifted from those above zero. PODPWM strategy is illustrated in Fig.3 for the chosen reference. Fig.3 shows the multicarrier arrangement for PODPWM method for  $m_a$ =0.9 and  $m_f$ =40.





Fig.3. Carrier arrangement for PODPWM Strategy

# **3.3.** Alternative Phase Opposition Disposition (APOD) PWM Strategy

In APODPWM strategy, the carriers of same amplitude and same frequency are arranged in such a manner that each carrier is out of phase with its neighbor by 180 degree. Figs.4 show the carrier arrangement for APODPWM strategy for  $m_a$ =0.9 and  $m_f$ =40.



#### 3.5. Carrier Overlapping (CO) PWM Strategy

The principle of COPWM is to use several overlapping carriers with single modulating signal. The carriers having same frequency and same peak-topeak amplitude are disposed such that the bands they occupy overlap each other. The overlapping vertical distance between each carrier is  $A_c/2$  in this work. The vertical offset of rectified sine carrier for chosen TSMLI having trapezoidal reference is illustrated in Fig.5 for  $m_a$ =0.9 and  $m_f$ =40. The amplitude modulation index:

$$m_a = \frac{A_m}{(2.5)A_c} \tag{5}$$




Fig.5.Carrier arrangement for COPWM Strategy

## 4. Simulation Results

A three phase nine level TSMLI is modeled in SIMULINK by using power system block set. Switching signals for chosen inverter were developed using different MCPWM strategies discussed previously. Simulations are carried out for different values of  $m_a$  ranging from 0.8 - 1. The % THD and RMS values of output voltage for different values of m<sub>a</sub> are measured using FFT block of SIMULINK and tabulated. The simulation results presented in this work in the form of the PWM outputs and FFT plot of chosen TSMLI are compared and evaluated. % DF and harmonic spectra are also evaluated. Results are displayed only for a sample  $m_a = 0.9$  for all the chosen references but only for the PWM strategy which provides relatively less THD. Figs.6 and 7 respectively show the nine level output voltage generated by PDPWM strategy with trapezoidal reference and its FFT plot. Figs. 8 and 9 respectively show the nine level output voltage generated by PODPWM strategy with trapezoidal reference and its FFT plot. Figs. 10 and 11 respectively show the nine level output voltage generated by APODPWM strategy with trapezoidal reference and its FFT plot. Figs. 12 and 13 respectively show the nine level output voltage generated by COPWM strategy with trapezoidal reference and its FFT plot. The comparison of %THD of output voltage with different PWM switching strategies for various values of modulation index obtained through simulation are shown in Table 2 and

Fig. 14. Variations of RMS value of fundamental output voltage (a measure of DC bus utilization) for various modulation indices are listed in Table 4. Table 3 shows the Distortion Factor (DF) of the output voltage and Table 5 shows the harmonic contents of output voltage for a sample value of  $m_a$ =0.9. The following parameters values are used for simulation:  $V_{DC}$ =100V, R(load) = 1000hms, f<sub>c</sub> = 2000 Hz and f<sub>m</sub> = 50 Hz. Since the load is R(load), Reactive power, Q=0 and Real power, P=5400 watts for  $m_a$ =0.9 in PDPWM strategy. Similarly  $m_a$  can be varied from 0.8–1 in all the strategies.






Fig.6.Output Voltage generated by PDPWM Strategy








Fig.10.Output Voltage generated by APODPWM Strategy with trapezoidal reference






Fig.11.FFT Plot for Output Voltage of APODPWM





152

Fig.13.FFT Plot for Output Voltage of COPWM Strategy

Fig.12.Output Voltage generated by COPWM Strategy

	% THD for Different Modulation Indices							
$m_a$	PD	POD	APOD	CO				
1	11.71	12.20	12.15	17.03				
0.95	14.64	16.32	15.37	19.23				
0.9	15.92	17.44	16.73	20.54				
0.85	16.36	17.20	17.49	22.70				
0.8	16.36	16.13	17.38	23.06				

Table 2

Table 3
% Distortion Factor for Different Modulation Indices

m <sub>a</sub>	PD	POD	APOD	СО
1	0.4655	0.3662	0.4118	0.8441
0.95	0.2054	0.2436	0.8537	0.4987
0.9	0.2208	0.3108	0.8908	0.4544

0.85	0.1851	0.3607	0.8779	0.5344
0.8	0.2440	0.3892	0.8031	0.6605

 Table 4

 % V<sub>RMS</sub> (Fundamental) for Different Modulation Indices

m <sub>a</sub>	PD	POD	APOD	СО
1	296.9	290.3	296.9	299.7
0.95	279.5	267.4	279.6	285.3
0.9	265.9	252.5	266	274.3
0.85	253.8	239.3	253.8	263.8
0.8	241.7	229.2	241.8	252.8

Table 5
% Harmonic contents of output voltage of chosen inverter with $m_a=0.9$

% Harmonic contents of output voltage of chosen inverter with $m_a=0.9$							
H order	PD	POD	APOD	CO			
2	0.41	0.04	3.47	0.98			
3	0.67	1.78	0.66	1.91			
4	0.55	0.01	0.22	1.47			
5	4.28	5.94	4.27	7.57			
6	0.14	0.03	1.34	1.1			
7	2.18	1.28	2.16	0.22			
8	0.25	0.22	3.12	0.21			
9	0.18	0.2	0.16	0.37			
10	0.17	0.01	0.85	0.47			
11	1.02	1.6	1.01	0.72			
12	0.12	0.01	1.93	0.26			
13	0.46	0.39	0.48	1.01			
14	0.36	0.02	1.34	0.89			
15	0.53	0.41	0.51	0.89			
16	0.34	0.04	0.37	0.37			
17	0.54	1.02	0.56	0.17			
18	1.34	0.04	0.14	0.66			

IJSER © 2018 http://www.ijser.org 153

International Journal of Scientific & Engineering Research Volume 9, Issue 3, March-2018 ISSN 2229-5518

19	1.98	0.95	1.98	0.34
20	0.7	0.07	0.56	0.16




Fig.14. % THD V<sub>S</sub> m<sub>a</sub> (Simulation)




Fig.15. Sample single phase output voltage and current waveform generated by PDPWM strategy for  $m_a$ =0.9 with RL load

It is observed from Table 1 that the harmonic content is found to be minimum in PDPWM strategy and maximum in COPWM strategy for chosen modulation indices. Table 2 shows that the variation in harmonic content of the output voltage after

order attenuation indicated by % DF is second relatively less in PDPWM strategy and more in COPWM strategy. From Table 3, it is found that the COPWM strategy provide relatively higher DC bus utilization and PODPWM strategy provide relatively lower DC bus utilization. It is inferred from Table 5 that harmonic spectra is minimum for PODPWM strategy of chosen nine level three phase TSMLI. A sample single phase output voltage and current waveform for m<sub>a</sub>=0.9 with RL(load) generated for PDPWM strategy is shown in Fig.15. For RL(load), where R=100ohms and L=3mH is choosen and a sample is generated for the proposed system. The proposed system is a standalone system, hence the reactive power is zero and only real power can only be computed for variation in m<sub>a</sub>. Of the four strategies developed, PDPWM and strategy provides output with relatively minimum distortion (Table 2), PDPWM strategy has low %DF (Table 3), COPWM strategy provides relatively higher RMS output voltage (Table 4) and PODPWM strategy provides minimum harmonic spectra (Table 5). For m<sub>a</sub>=0.9, it is observed from Figs. (7, 9, 11 and 13), the harmonic energy above 3% is present in (i) 5<sup>th</sup> and 40<sup>th</sup> orders in PDPWM, PODPWM, APODPWM and COPWM strategies. (ii) 2<sup>nd</sup>, 8<sup>th</sup>, 28<sup>th</sup>, 32<sup>nd</sup> and 38<sup>th</sup> orders present in APODPWM strategy, but 1st order present in all the strategies except PDPWM strategy. (iii) Dominant lower side band harmonic (40<sup>th</sup> order) is present in all the strategies.

### 5. Conclusion

In this paper, various multicarrier PWM strategies for chosen nine level three phase Trinary cascaded DC source multilevel inverter have been developed and simulated results are presented for different modulation indices ranging from 0.8-1.Various performance factors like %THD (a measure of closeness in shape between a waveform and its fundamental component), DF,  $V_{RMS}$  of fundamental and harmonic spectra are evaluated, analyzed and

presented from simulation results. It is observed that PDPWM strategy provides lower THD and relatively lower Distortion Factor (DF) (Table 2 and 3). The maximum DC bus utilization is achieved in COPWM strategy (Table 4). The harmonic content of the output voltage is relatively the least for PODPWM strategy (Harmonic spectra) (Table 5). Chosen PWM strategies for three phase nine level TSMLI with rectified sine carrier are simulated using MATLAB - SIMULINK. The simulation result indicate that the appropriate PWM strategies may be employed depending on the performance measure required in a particular application of Trinary DC inverter based on the criteria of output voltage quality (Peak value of the fundamental, THD and dominant harmonic components).

### References

- [1]. Amir Farakhor., Rouzbeh Reza Ahrabi., Hossein Ardi., Sajad Najafi Ravadanegh.: Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components. In: IET Power Electronics. In: Vol. 8 (2015), pp. 1052–1060.
- [2]. Ataollah, Mokhberdoran and Ali Ajami.: Symmetric and asymmetric design and implementation of new cascaded multilevel inverter. In: IEEE Transactions on Power Electronics. In:Vol.29 (2014), No. 12, pp. 6712-6737.
- [3]. Balamurugan, C.R., Natarajan, S.P., Arumugan, M and Bensraj, R.: Advanced references and carriers based PWM in a symmetrical multilevel inverter. In: Electrical and Electronics Engineering. An International Journal. In:Vol.4 (2015a), No. 1, pp. 97-113.
- [4]. Balamurugan, C.R., Natarajan, S.P and Bensraj, R.: Control techniques for various bipolar PWM strategies of three phase five level cascaded inverter. In: Journal of Engineering Science and Technology. In: Vol.10 (2015b), No. 7, pp. 878 – 897.
- [5]. Ebrahim, Babaei., Mohammad, Farhadi Kangarlu., Mehran Sabahi and Mohammad Reza Alizadeh Pahlavan.: *Cascaded multilevel inverter using submultilevel cells*. In: Electric Power Systems Research. In: Vol. 96 (2013), pp. 101-110.
- [6]. Espinosa, E.E., Espinoza, J.R., Melin, P.E., Ramirez, R.O., Villarroel, F., Munoz, J.A and

Moran. L.: A new modulation method for a 13level asymmetric inverter toward minimum THD. In: IEEE Transactions on Industry Applications. In:Vol.50 (2014), No. 3, pp. 1924-1933.

- [7]. Euzeli Cipriano dos Santos, Jo ao Helder Gonzaga Muniz., Edison Roberto Cabral da and Cursino Brand ao Jacobina.: *Nested multilevel topologies*. In: IEEE Transactions on Power Electronics. In: Vol. 30 (2015), No. 8, pp. 4058–4068.
- [8]. Ilhami Colak, Ersan Kabalci and Ramazan Bayindir.: *Review of multilevel voltage source inverter topologies and control schemes*. In: Journal of Energy Conversion and Management, Elsevier. In: Vol. 52 (2011), pp. 1114–1128.
- [9]. Jin-Sung Choi and Feel-soon Kang.: Seven-level PWM inverter employing series connected capacitors paralleled to a single DC voltage source. In: IEEE Transactions on Industrial Electronics. In: Vol.62 (2015), No.6, pp. 3448– 3459.
- [10]. Krishna Kumar Gupta and Shailendra Jain.: A novel multilevel inverter based on switched DC sources. In: IEEE Trans. on Industrial Electronics.
   In: Vol. 61(2014a), No. 7, pp. 3269–3278.
- [11]. Gupta, K.K and Jain, S.: Topology for multilevel inverters to attain maximum number of levels from given DC sources. In: IET Power Electronics, In: Vol. 5(2012), No. 4, pp. 435–446. Krishna Kumar Gupta and Shailendra Jain, Comprehensive review of a recently proposedmultilevel inverter. In: IET Power Electronics. In:Vol.79 (2014), No. 3, pp. 467–479.
- [12]. Mohammad Farhadi., Kangarlu and Ebrahim, Babaei.: A generalized cascaded multilevel inverter using series connection of submultilevel inverters. In: IEEE Transactions on Power Electronics. In: Vol. 28 (2013a), No. 2, pp. 625-636.
- [13]. Mohammad Farhadi., Kangarlu and Babaei, E.: Cross-switched multilevel inverter-an innovative topology. In: IET Power Electronics. In: Vol. 6, (2013b), pp. 642–651.
- [14]. Mohamad Reza Banaei., Mohammad Reza Jannati Oskuee and Hossein Khounjahan.: *Reconfiguration of semi-cascaded multilevel inverter to improve systems performance parameters.* In: IET Power Electronics. In: Vol. 7 (2014), pp. 1106–1112.

Prathiba, T and Renuga, P.: Performance analysis of symmetrical and asymmetrical cascaded H-

*inverter*, In: Journal of Electrical Engineering. In: Vol. 13 (2013), No. 2, pp.32-38.

- [15]. Rajasekar Selvamuthukumaran, Abhishek Garg and Rajesh Gupta.: Hybrid multi-carrier modulation to reduce leakage current in a transformer less cascaded multilevel inverter for photovoltaic systems. In: IEEE Transactions on Power Electronics. In:Vol. 30 (2015), No. 4, pp. 1779–1783.
- [16]. Rosli Omar, Mohammed Rasheed and Marizan Sulaiman.: A Survey of multilevel inverter based on cascaded H-bridge topology and control schemes. In: *MAGNT Research Report*. In: Vol.3 (2015), No.2, pp.1097-1108.
- [17]. Sureshpandiarajan, P., Natarajan, S.P., Balamurugan, C.R. and K.Ramasamy.: Assessment of fixed and variable amplitude bipolar carriers for a  $1\Phi$  Ternary multilevel inverters, In: Australian Journal of Basic and Applied Sciences, 9 (2015) 249-256.